Regviz

Microchip Technology /ATSAMS70J20B /PWM0 /OSSUPD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OSSUPD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/PWM0/OSSUPD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OSSUPH0)OSSUPH0 0 (OSSUPH1)OSSUPH1 0 (OSSUPH2)OSSUPH2 0 (OSSUPH3)OSSUPH3 0 (OSSUPL0)OSSUPL0 0 (OSSUPL1)OSSUPL1 0 (OSSUPL2)OSSUPL2 0 (OSSUPL3)OSSUPL3

Description

PWM Output Selection Set Update Register

Fields

OSSUPH0

Output Selection Set for PWMH output of the channel 0
OSSUPH1

Output Selection Set for PWMH output of the channel 1
OSSUPH2

Output Selection Set for PWMH output of the channel 2
OSSUPH3

Output Selection Set for PWMH output of the channel 3
OSSUPL0

Output Selection Set for PWML output of the channel 0
OSSUPL1

Output Selection Set for PWML output of the channel 1
OSSUPL2

Output Selection Set for PWML output of the channel 2
OSSUPL3

Output Selection Set for PWML output of the channel 3

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data